Successful applicant will have verification experience & a solid understanding of Verilog-based RTL design. This involves working closely with designers to create test cases & constrained random based test-bench, to ensure adequate feature & code coverage, & to help resolve test failures. Applicant has the opportunity to help create reusable verification environments to be used across multiple projects/sites.