Responsible for verification of large blocks of CMOS designs using SystemVerilog. Create verification plans and follow the Verification Methodology Manual (VMM) to build constrained random verification environments using Synopsys VCS to thoroughly exercise all aspects of a design under test.