Candidate will be responsible for circuit architecture definition and choice of circuit topology to meet performance requirements and design specs. He/she will be responsible for the IO buffer design implementation, floor-planning and area estimates. Candidate will need to understand layout constraints of the technology and work closely with process technology folks. Candidate will define strategy for validating mixed-signal circuits.