Job functions will include working with architects, design, verification, and validation in defining, implementing and bringing-up various high-speed memory controllers and interfaces. Candidate should be highly skilled and knowledgeable in the area of memory device architecture and interfaces for integration into complex SOCs, specifically DDR interfaces and DDR2/3 and future protocols.