This particular position involves architecting the next generation SOCs. Writing the chip architecture document. Architecting clock distribution, PLL selection, clock generation, reset & initialization schemes. Working with the system architecture group to come up with solutions for different customer requirements.