In this position, you will be responsible for day to day technical direction and support of the SEG PLL circuit team. The development of PLL collateral in the SEG environment involves traditional SB PLLs as well as LC PLLs. Understanding the implications of jitter and other key PLL characteristics on various interfaces and specs that are supported by SEG products and be able to optimize solutions in terms of performance, power and cost.