The Senior ASIC Design Engineer involves architecture and implementation using a low power design for wireless uses. They will integrate digital logic with mixed-signal circuits, analyze the effects of power switching on analog and digital behaviors & define the power mode strategies in order to realize low-power utilization in the design. The qualified candidate will select and qualify the power saving architectures as well as implement and estimate power consumption in various modes of operation.