Primary areas of experience include developing logic architecture specs and implementing logic for high-speed digital logic; general knowledge of logic architectures related to PHY's (clock recovery architectures, clock crossing FIFOs, data scrambling/descrambling, data encoding/decoding) and ability to code efficient high speed logic designs (up to 4 GHz).