Evaluating the chip features and incorporating test and debug hooks to allow both functional and speed coverage. Driving the implementation of these features into the design, including microarchitecture and RTL development. Responsible for post Si debug interface between design and PEs. Strong post Si experience and system level debug analysis exposure.