Proven ability to design commercially successful IC architectures and transistor-level circuits. Extensive experience with CMOS transistor-level circuit design and device physics. Should be very conversant with ASIC methodology and relevant EDA tools used in the industry (Synthesis, Simulation, formal verification, Static Timing Analysis, DFT, FE/BE interface etc) and should be hands-on to resolve issues/suggest actions/initiate alternate-plans.