Working with CPU, chipset and platform power architects to define validation strategies and test plans to validate integrity of power consumption and power delivery aspects for CPU, chipsets and platforms. Responsible for test plan execution and participation in major validation, platform and IC design forums to discuss validation results. Responsible for definition of hardware and software requirements that need to be included in platforms and chips for proper power and thermal validation.