Floor plan and power grid implementations for new designs. Cell placements and timing improvements for critical macro blocks. Integrated Circuit place and route physical implementation. Apply timing-closure techniques, static timing analysis, parasitic extraction, noise analysis, IR drop analysis and power estimation as required. Fixing DRC violations as required.