You will be working with a team of six to eight engineers responsible for the implementation of a Floating Point Unit for a high performance and complex processor using a cell-based design approach. You will be responsible for contributing to the microarchitectural definition, and then taking the high-level RTL description and delivering the layout of a complex block that meets all design targets.